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PERKAKASAN PECUTAN PENDARABAN DIGIT BESAR
TETINGKAT (WBD) UNTUK SISTEM TERBENAM
ABSTRAK
Satu algoritma pendaraban baru yang bernama Digit Besar tetingkap (wBD) telah dica-
dangkan kebelakangan ini. Algoritma ini berasaskan sistem penomboran Digit Besar (BD)
dan bersasarkan nombor besar yang beribu-ribu bit. Berat Hamming bagi sistem pernombor-
an wBD hanya n4.6 berbanding dengan
n
2 bagi sistem binari,
n
3 bagi nombor tanpa bersebelahan
(NAF) dan nw+1 bagi NAF tetingkap (wNAF). Berat Hamming yang rendah bermaksud bilangan
daraban separa yang rendah, yang mana akan mengurangkan bilangan langkah yang diperlukan
dalam sesuate operasi pendaraban. Oleh itu, sistem pernomboran wBD dapat mempercepatk-
an proses pendaraban secara keseluruhan. Algoritma wBD telah dianalisis dan dibandingkan
dengan kaedah pendaraban yang lain di tahap algoritma. Namun, belum ada karya yang meng-
enai pelaksanaan in peringkatan perkakasan diterbit. Untuk membolehkan penggunaan sistem
penomboran wBD secara meluas dalam sistem terbenam, sesuatu rekabentuk sistem pengecut-
an pendarab wBD yang optimum telah diperkenalkan dalam kerja ini. Dalam kajian ini, satu
sistem pengecutan pendarab wBD telah direka dengan menggunakan Verilog dan diprototaipk-
an dalam platform FPGA. Sistem pengecutan ini dilengkapi dengan port AXI dan disepadukan
ke dalam sistem SoC yang berasaskan pemproses ARM bagi tujuan perbandingan. Pendaraban
256-bit dengan menggunakan sistem pengecut ini didapati adalah 340 kali ganda lebih cepat
daripada pendaraban klasik yang dijalankan melalui teknik perisian. Ini menunjukkan bahawa
sistem pendaraban wBD boleh dilaksanakan dengan optimumnya dalam peringkat perkakasan
dan dapat mempercepatkan operasi pendaraban yang cuma berdasarkan perisian.
xi
HARDWARE ACCELERATION OF WINDOW BIG-DIGIT
(WBD) MULTIPLICATION FOR EMBEDDED APPLICATIONS
ABSTRACT
Window Big-Digit (wBD) is a recently proposed multiplication algorithm. This algorithm
relies on Big-Digit (BD) numbering system and is targeting big integer with thousands bits.





adjacent form (NAF) and to nw+1 for window-NAF (wNAF). Low hamming weight of multi-
plicand proportionately reduces the number of immediate partial products, which in turn will
reduce the number of steps required in a multiplication function. Hence, wBD number system
could be an excellent candidate to speed up overall multiplication process. The wBD algo-
rithm has been analyzed and benchmarked against other multiplication methods in algorithmic
level. However, there is no published works regarding hardware implementation of the al-
gorithm yet. In order to enable boarder adoption of the wBD numbering system in resource
constrained embedded systems, an optimized hardware accelerator design is introduced in this
work. In this study, the hardware implementation of wBD multiplier is designed using Ver-
ilog and prototyped in FPGA platform. The accelerator is equipped with AXI interface and
integrated into an ARM-based SoC system for benchmarking purpose. The test programs are
The hardware-accelerated 256-bits multiplication is found that to be 340 fold faster than pure
software implementation of classical multiplication. This shows that wBD algorithm can be





Window big-digit (wBD) is a new window-based translation method that relied on big-digit
(BD) recoding method, which is originally based on ZOT-binary number system. The ham-
ming weight of ZOT-binary numbers is lowest among some popular recoding methods, such
as Non-adjacent Form (NAF) and window NAF (wNAF) (Jahani and Samsudin, 2013b). Low
hamming weight of multiplicand will proportionately reduces the number of immediate partial
products, which in turn will reduce the number of steps required in the multiplication opera-
tion. Thus, wBD number system could be an excellent candidate to speed up systems with high
occurrences of large integer multiplication, such as Elliptic Curve Crypto (ECC) system.
1.1 Problem Statement
Hani Al-Mimi et al. (Mini et al., 2013) has implemented and tested the wBD multiplication
algorithm with MIRACL library, which is a C/C++ based library . But, the manipulation
on integers is not native to most of the existing computer architecture which rely on binary
numbering structure of 8, 16, 32 or 64 bits. Thus, the pure software implementation may
not be a viable solution especially for embedded systems that has limited resource and power
constrained. Besides the register size, single threaded processors tend to do the computationally
intensive processing in sequential nature and unable to take advantage of the parallelism and
optimization that exist in some operations. Therefore, in order to enable boarder adoption of
the wBD numbering system in resource constrained embedded systems, an optimized hardware
accelerator design will be introduced.
1
1.2 Research Objective
The main objective of this research is to build an efficient hardware accelerator prototype of
wBD-based multiplication. Followings are the sub-objectives:
1. The architectural implementation is targeting efficiency as well as provides significant
improvement over equivalent pure software implementation.
2. Prototype of the hardware accelerator will be emulated in FPGA development board.
3. The speed improvement of the hardware accelerator is to be benchmarked against the
pure software implementation of classical multiplication under a same platform.
1.3 Thesis Overview
This thesis is organized into five main chapters. Chapter 2 discusses the background and hard-
ware implementation of several multiplication algorithms reported in literature. In addition,
topics related to hardware prototyping such as ARM architecture and Hardware Description
Language (HDL) are also discussed. In Chapter 3, the development methodology of software
and hardware implementation are elaborated. Detailed block diagrams and data flows are also
discussed in the chapter. Result and discussion are listed down in Chapter 4. Finally, the





Multiplication between large numbers is crucial in wide range of applications, such as cryptog-
raphy and scientific calculations. Thus, there have been many research efforts in enhancing the
multiplication speed (Khan et al., 2015). Generally, there are two ways to speed up the multipli-
cation process, which is using new algorithm or by decoding the operands of the multiplication
into different numbering system.
2.2 Multiplication Algorithms
Among the algorithms for large number multiplication are Classical, Karatsuba (Karatsuba and
Ofman, 1963), Toom-Cook (Toom, 1963) and Schönhage-Strassen (Schönhage and Strassen,
1971). The first two algorithms are especially popular among others in cryptography applica-
tions.
2.2.1 Classical
Classical (also known as Schoolbook) algorithm is a fundamental integer multiplication routine
that use the basic operand scanning methods. Figure 2.1 describes the operand scanning form
of Classical algorithm (Hankerson et al., 2004).
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Input: Integers A,B ∈ [0, p−1]
Output: C = A×B
Set C[i]← 0 for 0≤ i≤ t−1
for i from 0→ t−1 do




Figure 2.1: Integer Multiplication Algorithm (Operand Scanning form)
In classical algorithm, the operands will be scanned from left to right, and the partial prod-
uct will be accumulated to generate the final result. Figure 2.2 illustrates a simple classical
multiplication of A = (a3a2a1a0)base (multiplicand) and B = (b2b1b0)base (multiplier). Both
numbers are represented in an arbitrary base.
a3 a2 a1 a0
× b2 b1 b0
a3b0 a3b0 a3b0 a3b0
+ a3b1 a3b1 a3b1 a3b1
+ a3b2 a2b2 a1b2 a0b2
s6 s5 s4 s3 s2 s1 s0
Figure 2.2: Graphical Representation of Classical Multiplication Algorithm
Most simple digital systems implement the multiplication function according to classical ap-
proach and interpreting the operands using radix-2 representation, e.g. binary. The numbering
system is straightforward in digital implementation because multiplication with a single bit of
binary symbol (0 or 1) can be reduced to zero or replaced with the shifted version of operand.
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2.2.2 Karatsuba
The Karatsuba Algorithm was published by Karatsuba and Ofman in 1962 (Karatsuba and
Ofman, 1963). It is considered as one of the fastest ways to multiply large numbers. The al-
gorithm adopts the binary splitting scheme over its divide and conquer paradigm. This method
requires only four simple additions and three multiplications for each iterations.
To apply the algorithm, both operands are first split into two n/2 digits numbers. In next
iteration, the halves are then being split again in half. Since every iteration chop the number
by half, the algorithm will be terminated after t = log2n steps (Kodali et al., 2014). Figure
2.3 shows the recursive Karatsuba algorithm with assumption that both operands have even
number of bits.
Input: Positive integers A = (an, ...,a0)r and B = (bn, ...,b0)r having n+1 base r
digits
Output: C = A×B
If n = 1 then return C = A×B
Split A,B into two equal parts:
A = AL× rn/2+AR and B = BL× rn/2+BR
Compute the following:
d1 = KA(AL,BL);d0 = KA(AR,BR) and d0,1 = KA(AR+AL,BR+BL
return C = d1× rn+(d0,1−d0−d1)× rn/2+d0
Figure 2.3: Recursive Karatsuba Algorithm, C = KA(A,B) (Kodali et al., 2014)
For example, let’s examine a case where n= 2 and base= 10. In this example, the operands







Let’s say, we have a = 47 and b = 93 as illustrated in (2.2). Then,
r
p
= 9,s = 3
= 4,q = 7
(2.2)
The product a×b can now be written in terms of the digits as in (2.3).
a×b
= (p× r)×102+(p× s+q× r)×10+q× s
= (p×10+q)× (r×10+ s)
(2.3)





By writing the product a× b of the two-digit numbers a and b as above, it can be shown
that the result can be computed using four multiplications of one-digit numbers, followed by
additions. This is how the divide-and-conquer technique being adopted in Recursive Karatsuba
algorithm. Besides this, the Karatsuba algorithm reduces the operation a×b from four multi-
plication steps each iteration to only three steps. These three multiplication steps are used to





= (q− p)× (s− r)
= p× r
(2.5)
The above three auxiliary variables can be related back to the a×b as been described in (2.6).
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u+w− v
= p× s+q× r
= p× r+q× s− (q− p)× (s− r)
(2.6)
So, equation (2.7) can then be derived by representing equations (2.6) back into (2.3).
a×b = u×102+(u+w− v)×10+w (2.7)
Generally, Karatsuba multiplication algorithm has a better complexity compared to Classi-
cal multiplication algorithm (Fang and Li, 2007). However, overhead of Karatsuba multiplica-
tion algorithm in lower range numbers (less than 255 digits) has caused designer to combine the
Classical and Karatsuba to achieve better overall algorithm efficiency (Jahani and Samsudin,
2013a). However, for software implementation, classical multiplication algorithm generally
gives faster result than Karatsuba in numbers that is less than 255 digits due to long and ineffi-
cient carry chains on the CPU pipeline. (Fang and Li, 2007).
2.2.3 Toom-Cook Algorithm
Similarly, Toom-Cook algorithm also used the divide-and-conquer paradigm. Same as Karat-
suba multiplication, Toom-Cook algorithm also operates by breaking the input numbers into
chunks of smaller size. The larger products are then expressed in terms of equations of smaller
pieces. Toom-Cook applied recursively on these smaller pieces as well. There is a lot of sim-
ilarity between this method with the Fast Fourier Transform (FFT), as both are working on
the same principles of polynomial multiplication (Crandall and Pomerance, 2006) and (Zuras,
1994).
In Toom-Cook algorithm, the input numbers are split into chunks of given size, and then
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the inputs will be written as a polynomial using the chunk size as radix. The polynomials will
be evaluated at a set of points and its values will be multiplied together at those points. With
the products, the product polynomial can then be determined. Finally, substitution of the radix
returns the final answer.
Let’s take an example of multiplying 123,456 by 987,654 as in (2.8). In this case, Toom-3
algorithm can be applied. First, each numbers will be split into 2 chunks with 3 digits in length.
Then, choose a set of points, for example {−1,0,1}
A×B = 123,456×987,654 (2.8)






Then, substitute the x with a set of points to get the values of A(x),B(x)andA(x)×B(x).
x =−1→ A(−1) = 333, B(−1) =−333, A(−1)×B(x) =−110,889
x = 0→ A(0) = 456, B(0) = 654, A(0)×B(x) = 298,224
x = 1→ A(1) = 579, B(1) = 1641, A(1)×B(x) = 950,139
In next step, the polynomial P(x) = A(x)B(x) can be solved based on the values at the three
points. The solution is of the form as in (2.10):
P(x) = p2x2+ p1x+ p0 (2.10)
The values of x can be substituted into the (2.10) with the points {−1,0,1} to get a set of





= 1∗ p2+1∗ p1+ p0 = 950,139
= 0∗ p2+0∗ p0+ p0 = 298,224
= 1∗ p2−1∗ p1+ p0 =−110,889
(2.11)
By solving following matrix as in (2.12), the values for the unknowns pi as shown in (2.13)




























Figure 2.4: Final multiplication based on values in Toom3 equations
Steps such as evaluating the values and solving the equation seems difficult, but it turns out
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to be relatively straight forward for a computer to execute. Toom-Cook algorithm only requires
some simple operations such as addition, subtraction, shifts, division by small constants and
multiplication with one-third of the original inputs.
2.3 Numbering Systems
Besides optimizing the multiplication algorithm, the other solution to improve the arithmetic
function is by representing the operands using other numbering system. In this regards, several
numbering systems have been introduced.
2.3.1 Booth
Booth proposed an algorithm to speed up the Classical multiplication computation in 1951
(Booth, 1951). The implementation of Booth algorithm requires repeatedly addition of either
A or S to the partial product P, which the A and S can be calculated from steps mentioned. The
resultant P will then be rightward shifted. Also, note that the addition of A or S with P can be
done by using ordinary unsigned binary addition.
As described are the steps for Booth algorithm (Booth, 1951). Let m be the multiplicand
and r be the multiplier; and x and y represent the number of bits in m and r respectively.
1. First the values of A, S and initial value of P have to be determined. These numbers
should have a length equal to (x+ y+1) of bits.
• A: Pad the most significant (leftmost) bits with the value of m. Fill the remaining
(y+1) bits with zeros.
• S: Pad the most significant bits with the value of âL´Šm in two’s complement nota-
tion. Fill the remaining (y+1) bits with zeros.
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• P: Pad the most significant x bits with zeros. Then append the value of r to the
right of this. Pad the least significant (rightmost) bit with a zero.
2. Then, the two least significant (rightmost) bits of P are to be determined.
• If they equal to 01, then find the value of P+A and ignore any overflow.
• If they equal to 10, then find the value of P+S and ignore any overflow.
• If they equal to 00, do nothing and reuse the same P directly in the next iteration.
• If they equal to 11, do nothing and reuse the same P directly in the next iteration.
3. Arithmetically shift the value calculated in the 2nd step by a single bit to the right. Let
set P to this new value.
4. Repeat steps 2 and 3 for y times.
5. Finally, drop the least significant bit from P. This is the product of m and r.
As an example, to find the multiplication result of 3 and -4, we will have following variables
to start with: m = 3, r = -4, x = 4 and y = 4 as in (2.14).
m= 00112,−m = 11012,r = 11002 (2.14)








Now, start the Booth multiplication by performing following loop for four iterations:
1. P = 0000110002. The last two bits are 002.
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